

165-Bump BGA Commercial Temp Industrial Temp



72Mb Burst of 2 DDR SigmaSIO-II SRAM

333 MHz–167 MHz 1.8 V V_{DD} 1.8 V and 1.5 V I/O

Features


- Simultaneous Read and Write SigmaSIO™ Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write controls sampled at data-in time
- DLL circuitry for wide output data valid window and future frequency scaling
- Burst of 2 Read and Write
- 1.8 V + 100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ mode pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- Pin-compatible with future 144Mb devices
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available

SigmaRAM™ Family Overview

GS8662S08/09/18/36 are built in compliance with the SigmaSIO-II SRAM pinout standard for Separate I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. These are the first in a family of wide, very low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

Clocking and Addressing Schemes

A Burst of 2 SigmaSIO-II SRAM is a synchronous device. It employs dual input register clock inputs, K and \overline{K} . The device also allows the user to manipulate the output register clock input quasi independently with dual output register clock



Bottom View 165-Bump, 15 mm x 17 mm BGA 1 mm Bump Pitch, 11 x 15 Bump Array JEDEC Std. MO-216, Variation CAB-1

inputs, C and \overline{C} . If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead. Each Burst of 2 SigmaSIO-II SRAM also supplies Echo Clock outputs, CQ and \overline{CQ} , which are synchronized with read data output. When used in a source synchronous clocking scheme, the Echo Clock outputs can be used to fire input registers at the data's destination.

Because Separate I/O Burst of 2 RAMs always transfer data in two packets, A0 is internally set to 0 for the first read or write transfer, and automatically incremented by 1 for the next transfer. Because the LSB is tied off internally, the address field of a Burst of 2 RAM is always one address pin less than the advertised index depth (e.g., the 4M x 18 has a 1M addressable index).

Parameter Synopsis

	- 333*	-300*	-250	-200	-167
tKHKH	3.0 ns	3.3 ns	4.0 ns	5.0 ns	6.0 ns
tKHQV	0.45 ns	0.45 ns	0.45 ns	0.45 ns	0.5 ns



8M x 8 SigmaQuad SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	SA	SA	R/W	NW1	K	NC	LD	SA	SA	CQ
В	NC	NC	NC	SA	NC	К	NW0	SA	NC	NC	Q3
С	NC	NC	NC	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	D3
D	NC	D4	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	Q4	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	D2	Q2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	NC
G	NC	D5	Q5	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	NC
Н	D _{OFF}	V _{REF}	V _{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	Q1	D1
K	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	NC
L	NC	Q6	D6	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q0
М	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D0
N	NC	D7	NC	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	NC
Р	NC	NC	Q7	SA	SA	С	SA	SA	NC	NC	NC
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

Note:

NW0 controls writes to D0:D3. NW1 controls writes to D4:D7.



8M x 9 SigmaQuad SRAM—Top View

Ī	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	SA	SA	R/W	NC	K	NC	LD	SA	SA	CQ
В	NC	NC	NC	SA	NC	К	BW	SA	NC	NC	Q4
С	NC	NC	NC	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	D4
D	NC	D5	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	Q5	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	D3	Q3
F	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
G	NC	D6	Q6	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
Н	Doff	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	Q2	D2
K	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
L	NC	Q7	D7	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q1
М	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D1
N	NC	D8	NC	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	NC
P	NC	NC	Q8	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

Note:

BW controls writes to D0:D7



4M x 18 SigmaQuad SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{SS} /SA (144Mb)	SA	R/W	BW1	ĸ	NC	LD	SA	SA	CQ
В	NC	Q9	D9	SA	NC	K	BW0	SA	NC	NC	Q8
С	NC	NC	D10	V _{SS}	SA	SA	SA	V _{SS}	NC	Q7	D8
D	NC	D11	Q10	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D7
E	NC	NC	Q11	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	Q 5
G	NC	D13	Q13	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	D5
Н	D _{OFF}	V _{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ
J	NC	NC	D14	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	Q2
М	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	Q1	D2
N	NC	D17	Q16	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	D1
Р	NC	NC	Q17	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

Note:

BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.



2M x 36 SigmaQuad SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{SS} /SA (288Mb)	SA	R/W	BW2	K	BW1	LD	SA	V _{SS} /SA (144Mb)	CQ
В	Q27	Q18	D18	SA	BW3	K	BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	V _{SS}	SA	SA	SA	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	D14	Q14	Q 5
G	D30	D22	Q22	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	Q13	D13	D5
Н	D _{OFF}	V _{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	D11	Q11	Q2
М	D33	Q34	D25	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	D10	Q1	D2
N	D34	D26	Q25	V _{SS}	SA	SA	SA	V _{SS}	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	С	SA	SA	Q9	D0	Q0
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

- BW0 controls writes to D0:D8. BW1 controls writes to D9:D17. BW2 controls writes to D18:D26. BW3 controls writes to D27:D35.



Pin Description Table

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	_
NC	No Connect	_	_
R/W	Read/Write Contol Pin	Input	Write Active Low; Read Active High
NW0-NW1	Synchronous Nybble Writes	Input	Active Low x08 Version
BW0-BW1	Synchronous Byte Writes	Input	Active Low x18 Version
BW0-BW3	Synchronous Byte Writes	Input	Active Low x36 Version
K	Input Clock	Input	Active High
С	Output Clock	Input	Active High
TMS	Test Mode Select	Input	_
TDI	Test Data Input	Input	_
TCK	Test Clock Input	Input	_
TDO	Test Data Output	Output	_
V_{REF}	HSTL Input Reference Voltage	Input	_
ZQ	Output Impedance Matching Input	Input	_
K	Input Clock	Input	Active Low
C	Output Clock	Output	Active Low
D _{OFF}	DLL Disable	_	Active Low
LD	Synchronous Load Pin	_	Active Low
CQ	Output Echo Clock	Output	Active Low
CQ	Output Echo Clock	Output	Active High
Dn	Synchronous Data Inputs	Input	
Qn	Synchronous Data Outputs	Output	
V _{DD}	Power Supply	Supply	1.8 V Nominal
V_{DDQ}	Isolated Output Buffer Supply	Supply	1.8 or 1.5 V Nominal
V _{SS}	Power Supply: Ground	Supply	_

- 1. C, \overline{C} , K, or \overline{K} cannot be set to V_{REF} voltage.
- 2. When ZQ pin is directly connected to V_{DD}, output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
- 3. NC = Not Connected to die or any other pin



Background

Separate I/O SRAMs, like SigmaQuad SRAMs, are attractive in applications where alternating reads and writes are needed. On the other hand, Common I/O SRAMs like the SigmaCIO family are popular in applications where bursts of read or write traffic are needed. The SigmaSIO SRAM is a hybrid of these two devices. Like the SigmaQuad family devices, the SigmaSIO features a separate I/O data path, offering the user independent Data In and Data Out pins. However, the SigmaSIO devices offer a control protocol like that offered on the SigmaCIO devices. Therefore, while SigmaQuad SRAMs allow a user to operate both data ports at the same time, they force alternating loads of read and write addresses. SigmaSIO SRAMs allow continuous loads of read or write addresses like SigmaCIO SRAMs, but in a separate I/O configuration.

Like a SigmaQuad SRAM, a SigmaSIO-II SRAM can execute an alternating sequence of reads and writes. However, doing so results in the Data In port and the Data Out port stalling with nothing to do on alternate transfers. A SigmaQuad device would keep both ports running at capacity full time. On the other hand, the SigmaSIO device can accept a continuous stream of read commands and read data or a continuous stream of write commands and write data. The SigmaQuad device, by contrast, restricts the user from loading a continuous stream of read or write addresses. The advantage of the SigmaSIO device is that it allows twice the random address bandwidth for either reads or writes than could be acheived with a SigmaQuad version of the device. SigmaCIO SRAMs offer this same advantage, but do not have the separate Data In and Data Out pins offered on the SigmaSIO SRAMs. Therefore, SigmaSIO devices are useful in psuedo dual port SRAM applications where communication of burst traffic between two electrically independent busses is desired.

Each of the three SigmaQuad Family SRAMs—SigmaQuad, SigmaCIO, and SigmaSIO—supports similar address rates because random address rate is determined by the internal performance of the RAM. In addition, all three SigmaQuad Family SRAMs are based on the same internal circuits. Differences between the truth tables of the different devices proceed from differences in how the RAM's interface is contrived to interact with the rest of the system. Each mode of operation has its own advantages and disadvantages. The user should consider the nature of the work to be done by the RAM to evaluate which version is best suited to the application at hand.

Burst of 2 Sigma SIO-II SRAM DDR Read

The status of the Address Input, R/\overline{W} , and \overline{LD} pins are sampled at each rising edge of K. \overline{LD} high causes chip disable. A high on the R/\overline{W} pin begins a read cycle. The two resulting data output transfers begin after the next rising edge of the K clock. Data is clocked out by the next rising edge of the \overline{C} if it is active. Otherwise, data is clocked out at the next rising edge of \overline{K} . The next data chunk is clocked out on the rising edge of \overline{K} . Otherwise, data is clocked out on the rising edge of \overline{K} .

Burst of 2 Sigma SIO-II SRAM DDR Write

The status of the Address Input, R/\overline{W} , and \overline{LD} pins are sampled at each rising edge of K. \overline{LD} high causes chip disable. A low on the R/\overline{W} pin, begins a write cycle. Data is clocked in by the next rising edge of K and then the rising edge of \overline{K} .



Power-Up Sequence for SigmaQuad-II SRAMs

SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.

Power-Up Sequence


- 1. Power-up and maintain $\overline{\text{Doff}}$ at low state.
 - 1a. Apply V_{DD}.
 - 1b. Apply V_{DDQ}.
 - 1c. Apply V_{REF} (may also be applied at the same time as V_{DDO}).
- 2. After power is achieved and clocks $(K, \overline{K}, C, \overline{C})$ are stablized, change $\overline{\text{Doff}}$ to high.
- 3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.

Note

The DLL may be reset by driving the \overline{Doff} pin low or by stopping the K clocks for at least 30 ns. 1024 cycles of clean K clocks are always required to relock the DLL after reset.

DLL Constraints

- The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (t_{KCVar}).
- The DLL cannot operate at a frequency lower than that specified by the t_{KHKH} maximum specification for the desired operating clock frequency.
- If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage.



If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock.



Special Functions

Byte Write and Nybble Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g., $\overline{BW0}$ controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18 version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, "Nybble Write Enable" and "NWx" may be substituted in all the discussion above.

Example x18 RAM Write Sequence using Byte Write Enables

Data In Sample Time	BW0	BW1	D0-D8	D9-D17
Beat 1	0	1	Data In	Don't Care
Beat 2	1	0	Don't Care	Data In

Resulting Write Operation


Bea	at 1	Beat 2		
D0-D8	D0-D8 D9-D17		D9-D17	
Written	Unchanged	Unchanged	Written	

Output Register Control

SigmaSIO-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and \overline{C} . The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and \overline{K} clocks. If the C and \overline{C} clock inputs are tied high, the RAM reverts to K and \overline{K} control of the outputs.



Example Four Bank Depth Expansion Schematic




Note:

For simplicity BWn is not shown.



Burst of 2 SigmaSIO-II SRAM Depth Expansion





FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaSIO-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to V_{SS} via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a vendor-specified tolerance is between 175Ω and 350Ω . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature every 1024 cycles. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps. Impedance updates for "0s" occur whenever the SRAM is driving "1s" for the same DQs (and vice-versa for "1s") or the SRAM is in HI-Z.

Separate I/O Burst of 2 Sigma SIO-II SRAM Truth Table

Α	LD	R/W	Current Operation	D	D	Q	Q
K ↑ (t _n)	K ↑ (t _n)	K ↑ (t _n)	K↑ (t _n)	K ↑ (t _{n+1})	K ↑ (t _{n+1})	K ↑ (t _{n+1})	K ↑ (t _{n+1})
Х	1	Х	Deselect	Х	_	Hi-Z	_
V	0	1	Read	Х	_	Q0	Q1
V	0	0	Write	D0	D1	Hi-Z	_

- 1. "1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care"
- 2. "—" indicates that the input requirement or output state is determined by the next operation.
- Q0 and Q1 indicate the first and second pieces of output data transferred during Read operations.
- 4. D0 and D1 indicate the first and second pieces of input data transferred during Write operations.
- Qs are tristated for one cycle in response to Deselect and Write commands, one cycle after the command is sampled, except when preceded by a Read command.
- 6. CQ is never tristated.
- 7. Users should not clock in metastable addresses.



x18 Byte Write Clock Truth Table

BW	BW	Current Operation	D	D
K ↑ (t _{n+1})	K ↑ (t _{n+2})	K ↑ (t _n)	K ↑ (t _{n+1})	K ↑ (t _{n+2})
Т	Т	Write Dx stored if BWn = 0 in both data transfers	D1	D2
Т	F	Write $Dx \text{ stored if } \overline{BWn} = 0 \text{ in 1st data transfer only}$	D1	Х
F	Т	$\frac{\text{Write}}{\text{Dx stored if BWn}} = 0 \text{ in 2nd data transfer only}$	Х	D2
F	F	Write Abort No Dx stored in either data transfer	Х	Х

- "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
 If one or more BWn = 0, then BW = "T", else BW = "F".



x36 Byte Write Enable (BWn) Truth Table


BW3	BW2	BW1	BW0	D27-D35	D18-D26	D9-D17	D0-D8
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Don't Care	Don't Care	Don't Care	Data In
1	0	1	1	Don't Care	Don't Care	Data In	Don't Care
0	0	1	1	Don't Care	Don't Care	Data In	Data In
1	1	0	1	Don't Care	Data In	Don't Care	Don't Care
0	1	0	1	Don't Care	Data In	Don't Care	Data In
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Don't Care	Data In	Data In	Data In
1	1	1	0	Data In	Don't Care	Don't Care	Don't Care
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Data In	Don't Care	Data In	Don't Care
0	0	1	0	Data In	Don't Care	Data In	Data In
1	1	0	0	Data In	Data In	Don't Care	Don't Care
0	1	0	0	Data In	Data In	Don't Care	Data In
1	0	0	0	Data In	Data In	Data In	Don't Care
0	0	0	0	Data In	Data In	Data In	Data In

x8 Nybble Write Enable (NWn) Truth Table

NW1	NW0	D9-D17	D0-D8
1	1	Don't Care	Don't Care
0	1	Don't Care	Data In
1	0	Data In	Don't Care
0	0	Data In	Data In



State Diagram





Absolute Maximum Ratings

(All voltages reference to $V_{\rm SS}$)

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 2.9	V
V_{DDQ}	Voltage in V _{DDQ} Pins	–0.5 to V _{DD}	V
V _{REF}	Voltage in V _{REF} Pins	-0.5 to V _{DDQ}	V
V _{I/O}	Voltage on I/O Pins	-0.5 to V _{DDQ} +0.3 (\leq 2.9 V max.)	V
V _{IN}	Voltage on Other Input Pins	–0.5 to V_{DDQ} +0.3 (\leq 2.9 V max.)	V
I _{IN}	Input Current on Any Pin	+/–100	mA dc
I _{OUT}	Output Current on Any I/O Pin	+/–100	mA dc
T _J	Maximum Junction Temperature	125	°C
T _{STG}	Storage Temperature	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions

Power Supplies

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V_{DD}	1.7	1.8	1.9	V
I/O Supply Voltage	V_{DDQ}	1.4	_	1.9	V
Reference Voltage	V_{REF}	0.68	_	0.95	V

Notes:

- 1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 1.4 V \leq V_{DDQ} \leq 1.6 V (i.e., 1.5 V I/O) and 1.7 V \leq V_{DDQ} \leq 1.9 V (i.e., 1.8 V I/O) and quoted at whichever condition is worst case.
- 2. The power supplies need to be powered up simultaneously or in the following sequence: V_{DD}, V_{DDQ}, V_{REF}, followed by signal inputs. The power down sequence must be the reverse. V_{DDQ} must not exceed V_{DD}.

Operating Temperature

Parameter	Symbol	Min.	Тур.	Max.	Unit
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C
Ambient Temperature (Industrial Range Versions)	T _A	-40	25	85	°C

Rev: 1.05 10/2007 16/39 © 2005, GSI Technology



HSTL I/O DC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
DC Input Logic High	V _{IH} (dc)	V _{REF} + 0.1	V _{DDQ} + 0.3	mV	1
DC Input Logic Low	V _{IL} (dc)	-0.3	V _{REF} – 0.1	mV	1

Note:

Compatible with both 1.8 V and 1.5 V I/O drivers


HSTL I/O AC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
AC Input Logic High	V _{IH} (ac)	V _{REF} + 0.2	_	mV	3,4
AC Input Logic Low	V _{IL} (ac)	_	V _{REF} – 0.2	mV	3,4
V _{REF} Peak to Peak AC Voltage	V _{REF} (ac)	_	5% V _{REF} (DC)	mV	1


Notes:

- 1. The peak to peak AC component superimposed on V_{REF} may not exceed 5% of the DC component of V_{REF} .
- 2. To guarantee AC characteristics, V_{IH} , V_{IL} , Trise, and Tfall of inputs and clocks must be within 10% of each other.
- 3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.
- 4. See AC Input Definition drawing below.


HSTL I/O AC Input Definitions



Undershoot Measurement and Timing



Overshoot Measurement and Timing





Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0 V	6	7	pF

Note: This parameter is sample tested.


AC Test Conditions

Parameter	Conditions
Input high level	V_{DDQ}
Input low level	0 V
Max. input slew rate	2 V/ns
Input reference level	V _{DDQ} /2
Output reference level	V _{DDQ} /2

Note:

Test conditions as specified with output loading as shown unless otherwise noted.

AC Test Load Diagram



$$\begin{split} RQ &= 250~\Omega~(HSTL~I/O) \\ V_{REF} &= 0.75~V \end{split}$$

Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min.	Max	Notes
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–2 uA	2 uA	
Doff	I _{INDOFF}	$\begin{aligned} V_{DD} &\geq V_{IN} \geq V_{IL} \\ 0 \ V &\leq V_{IN} \leq V_{IL} \end{aligned}$	–100 uA –2 uA	2 uA 2 uA	
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DDQ}	–2 uA	2 uA	



Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Min.	Max.	Units	Notes
Output High Voltage	V _{OH1}	V _{DDQ} /2 – 0.12	V _{DDQ} /2 + 0.12	V	1, 3
Output Low Voltage	V _{OL1}	V _{DDQ} /2 – 0.12	V _{DDQ} /2 + 0.12	V	2, 3
Output High Voltage	V _{OH2}	V _{DDQ} – 0.2	V_{DDQ}	V	4, 5
Output Low Voltage	V _{OL2}	Vss	0.2	V	4, 6

- 1. $I_{OH} = (V_{DDQ}/2) / (RQ/5) + /-15\% @ V_{OH} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).
- 2. $I_{OL} = (V_{DDQ}/2) \ / \ (RQ/5) \ + / \ 15\% \ @ \ V_{OL} = V_{DDQ}/2 \ (for: \ 175\Omega \le RQ \le 350\Omega).$
- 3. Parameter tested with RQ = 250Ω and V_{DDQ} = 1.5 V or 1.8 V
- 4. $0\Omega \le RQ \le \infty\Omega$
- 5. $I_{OH} = -1.0 \text{ mA}$
- 6. $I_{OL} = 1.0 \text{ mA}$



Operating Currents

Parameter Symbol				-333		-300		-250		00	-167		
	Test Conditions	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	-40 to 85°C	Notes	
Operating Current (x36): DDR	I _{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time $\geq t_{KHKH}$ Min	950 mA	975 mA	875 mA	900 mA	750 mA	775 mA	650 mA	675 mA	550 mA	575 mA	2, 3
Operating Current (x18): DDR	I _{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min	850 mA	875 mA	800 mA	825 mA	700 mA	725 mA	600 mA	625 mA	525 mA	550 mA	2, 3
Operating Current (x9): DDR	I _{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min	850 mA	875 mA	775 mA	800 mA	700 mA	725 mA	575 mA	600 mA	525 mA	550 mA	2, 3
Operating Current (x8): DDR	I _{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min	850 mA	875 mA	775 mA	800 mA	700 mA	725 mA	575 mA	600 mA	525 mA	550 mA	2, 3
Standby Current (NOP): DDR	I _{SB1}	Device deselected, $I^{OUT} = 0 \text{ mA, } f = \text{Max,}$ All Inputs $\leq 0.2 \text{ V} \text{ or } \geq \text{V}_{DD} - 0.2 \text{ V}$	300 mA	310 mA	290 mA	300 mA	270 mA	280 mA	255 mA	265 mA	245 mA	255 mA	2, 4

- 1. Power measured with output pins floating.
- 2. Minimum cycle, I_{OUT} = 0 mA
- 3. Operating current is calculated with 50% read cycles and 50% write cycles.
- 4. Standby Current is only after all pending read and write burst operations are completed.



AC Electrical Characteristics

Downwoodow	Comple of	-33	33	-30	00	-25	50	-20	00	-16	67	I I mit a	es
Parameter	Symbol	Min	Max	Units	Notes								
Clock					ı	ı	ı		ı	ı			
K, K Clock Cycle Time C, C Clock Cycle Time	t _{кнкн} t _{снсн}	3.0	5.0	3.3	5.0	4.0	8.4	5.0	8.4	6.0	8.4	ns	
tTKC Variable	t _{KCVar}	1	0.2	-	0.2	_	0.2	-	0.2	_	0.2	ns	5
K, K Clock High Pulse Width C, C Clock High Pulse Width	t _{KHKL} t _{CHCL}	1.2	_	1.32	_	1.6	_	2.0	_	2.4	_	ns	
K, K Clock Low Pulse Width C, C Clock Low Pulse Width	t _{KLKH} t _{CLCH}	1.2	_	1.32	_	1.6	_	2.0	_	2.4	_	ns	
K to K High C to C High	tкн к н tсн с н	1.35	_	1.49	_	1.8	_	2.2	_	2.7	_	ns	
K to K High C to C High	t <mark>кнкн</mark> tснсн	1.35	_	1.49	_	1.8	_	2.2	_	2.7	_	ns	
K, K Clock High to C, C Clock High	tkHCH	0	1.3	0	1.45	0	1.8	0	2.3	0	2.8	ns	
DLL Lock Time	t _{KCLock}	1024	_	1024	_	1024	_	1024	_	1024	_	cycle	6
K Static to DLL reset	t _{KCReset}	30	_	30	_	30	_	30	_	30	_	ns	
Output Times						•							
K, K Clock High to Data Output Valid C, C Clock High to Data Output Valid	^t кнаv t _{снаv}	I	0.45	I	0.45	-	0.45	ı	0.45	-	0.5	ns	3
K, K Clock High to Data Output Hold C, C Clock High to Data Output Hold	^t кнах t _{CHQX}	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.5	_	ns	3
K, K Clock High to Echo Clock Valid C, C Clock High to Echo Clock Valid	t _{KHCQV} t _{CHCQV}	-	0.45	-	0.45	_	0.45	-	0.45	_	0.5	ns	
K, K Clock High to Echo Clock Hold C, C Clock High to Echo Clock Hold	t _{KHCQX} t _{CHCQX}	-0.45	_	-0.45	-	-0.45	_	-0.45	_	-0.5	_	ns	
CQ, CQ High Output Valid	t _{CQHQV}	_	0.25	_	0.27	_	0.30	_	0.35	_	0.40	ns	7
CQ, CQ High Output Hold	t _{CQHQX}	-0.25	_	-0.27	_	-0.30	_	-0.35	_	-0.40	_	ns	7
CQ Phase Distortion	t _{сансан} t <u>са</u> нсан	1.10	_	1.24	_	1.55	_	1.95	_	2.45	_	ns	
K Clock High to Data Output High-Z C Clock High to Data Output High-Z	t _{KHQZ} t _{CHQZ}	_	0.45	_	0.45	_	0.45	_	0.45	_	0.5	ns	3
K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z	t _{KHQX1} t _{CHQX1}	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.5	_	ns	3
Setup Times	•												
Address Input Setup Time	t _{AVKH}	0.4	_	0.4	_	0.5	_	0.6	_	0.7	_	ns	
Control Input Setup Time	t _{IVKH}	0.4	_	0.4	_	0.5	_	0.6	_	0.7	_	ns	2
Data Input Setup Time	t _{DVKH}	0.28	_	0.3	_	0.35	_	0.4	_	0.5	_	ns	



AC Electrical Characteristics (Continued)

Parameter	Symbol	-333		-300		-250		-200		-167		Unite	Notes
		Min	Max	Units	Noi								
Hold Times													
Address Input Hold Time	t _{KHAX}	0.4	_	0.4	_	0.5	_	0.6	1	0.7	-	ns	
Control Input Hold Time	t _{KHIX}	0.4	_	0.4	_	0.5	_	0.6	1	0.7	_	ns	
Data Input Hold Time	t _{KHDX}	0.28	_	0.3	_	0.35	_	0.4	_	0.5	_	ns	

- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- 2. Control singles are \overline{R} , \overline{W} , $\overline{BW0}$, $\overline{BW1}$, and $(\overline{NW0}, \overline{NW1})$ for x8) and $(\overline{BW2}, \overline{BW3})$ for x36).
- 3. If C, \overline{C} are tied high, K, \overline{K} become the references for C, \overline{C} timing parameters
- 4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.
- 5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 6. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{DD} and input clock are stable.
- 7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.




K Controlled Read-First Timing Diagram Read A Read C Read E Deselect Deselect KHKL KH#KH **←**AVKH **←**KHAX Address **←**KHIX LD **←**KHIX **←**IVKH R/W **←**KHIX BWx **←**KHDX **←**KHQX1 CQ

CQHQv

→ CQHQX

-KHCQX








C Controlled Read-First Timing Diagram Read A Read C Read D Deselect Deselect KHKL KHKH# **←**KHAX Address **←**KHIX R/W BWx B+1 **←**KHDX B+1 D CLCH CHCL CHCH# HQZ D+1

CQHQX

←CHCQV





JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDQ} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.



JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.



JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

									I	Not !	Jsed	I											G J	ED	EC	hn Ve Cod	nd	gy or				Presence Register
Bit#	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	0	0	1	1	0	1	1	0	0	1	1

Rev: 1.05 10/2007 28/39 © 2005, GSI Technology




Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.



SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1



JTAG TAP Instruction Set Summary

SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input Low Voltage	V _{ILJ}	-0.3	0.3 * V _{DD}	V	1
Test Port Input High Voltage	V _{IHJ}	0.6 * V _{DD}	V _{DD} +0.3	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I _{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	V _{DD} – 200 mV	_	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	_	0.4	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DD} – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V _{OLJC}	_	100 mV	V	5, 9

- 1. Input Under/overshoot voltage must be -1 V < Vi < V_{DDn} +1 V not to exceed 2.93.6 V maximum, with a pulse width not to exceed 20% tTKC.
- $2. \quad V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- $3. \quad 0 \ V \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the V_{DD} supply.
- 6. $I_{OHJ} = -2 \text{ mA}$
- 7. $I_{OLJ} = + 2 \text{ mA}$
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OLJC} = +100 \text{ uA}$



JTAG Port AC Test Conditions


Parameter	Conditions
Input high level	V _{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V _{DDQ} /2
Output reference level	V _{DDQ} /2

JTAG Port AC Test Load DQ 50Ω $30pF^*$ $V_{DDQ}/2$

* Distributed Test Jig Capacitance

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as shown unless otherwise noted.



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	-	ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns




JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min.	Max	Unit
TCK Cycle Time	t _{CHCH}	50	_	ns
TCK High Pulse Width	t _{CHCL}	20	_	ns
TCK Low Pulse Width	t _{CLCH}	20	_	ns
TMS Input Setup Time	t _{MVCH}	5	_	ns
TMS Input Hold Time	t _{CHMX}	5	_	ns
TDI Input Setup Time	t _{DVCH}	5	_	ns
TDI Input Hold Time	t _{CHDX}	5	_	ns
SRAM Input Setup Time	t _{svch}	5	_	ns
SRAM Input Hold Time	t _{CHSX}	5	_	ns
Clock Low to Output Valid	t _{CLQV}	0	10	ns



Package Dimensions—165-Bump FPBGA (Package E)





Org	Part Number ¹	Туре	Package	Speed (MHz)	T _A ³	Status
2M x 36	GS8662S36E-333	SigmaSIO-II SRAM	165-bump BGA	333	С	PQ
2M x 36	GS8662S36E-300	SigmaSIO-II SRAM	165-bump BGA	300	С	PQ
2M x 36	GS8662S36E-250	SigmaSIO-II SRAM	165-bump BGA	250	С	PQ
2M x 36	GS8662S36E-200	SigmaSIO-II SRAM	165-bump BGA	200	С	PQ
2M x 36	GS8662S36E-167	SigmaSIO-II SRAM	165-bump BGA	167	С	PQ
2M x 36	GS8662S36E-333I	SigmaSIO-II SRAM	165-bump BGA	333	- 1	PQ
2M x 36	GS8662S36E-300I	SigmaSIO-II SRAM	165-bump BGA	300	- 1	PQ
2M x 36	GS8662S36E-250I	SigmaSIO-II SRAM	165-bump BGA	250	- 1	PQ
2M x 36	GS8662S36E-200I	SigmaSIO-II SRAM	165-bump BGA	200	- 1	PQ
2M x 36	GS8662S36E-167I	SigmaSIO-II SRAM	165-bump BGA	167	- 1	PQ
4M x 18	GS8662S18E-333	SigmaSIO-II SRAM	165-bump BGA	333	С	PQ
4M x 18	GS8662S18E-300	SigmaSIO-II SRAM	165-bump BGA	300	С	PQ
4M x 18	GS8662S18E-250	SigmaSIO-II SRAM	165-bump BGA	250	С	PQ
4M x 18	GS8662S18E-200	SigmaSIO-II SRAM	165-bump BGA	200	С	PQ
4M x 18	GS8662S18E-167	SigmaSIO-II SRAM	165-bump BGA	167	С	PQ
4M x 18	GS8662S18E-333I	SigmaSIO-II SRAM	165-bump BGA	333	- 1	PQ
4M x 18	GS8662S18E-300I	SigmaSIO-II SRAM	165-bump BGA	300	- 1	PQ
4M x 18	GS8662S18E-250I	SigmaSIO-II SRAM	165-bump BGA	250	- 1	PQ
4M x 18	GS8662S18E-200I	SigmaSIO-II SRAM	165-bump BGA	200	- 1	PQ
4M x 18	GS8662S18E-167I	SigmaSIO-II SRAM	165-bump BGA	167	I	PQ
8M x 9	GS8662S09E-333	SigmaSIO-II SRAM	165-bump BGA	333	С	PQ
8M x 9	GS8662S09E-300	SigmaSIO-II SRAM	165-bump BGA	300	С	PQ
8M x 9	GS8662S09E-250	SigmaSIO-II SRAM	165-bump BGA	250	С	PQ
8M x 9	GS8662S09E-200	SigmaSIO-II SRAM	165-bump BGA	200	С	PQ
8M x 9	GS8662S09E-167	SigmaSIO-II SRAM	165-bump BGA	167	С	PQ
8M x 9	GS8662S09E-333I	SigmaSIO-II SRAM	165-bump BGA	333	I	PQ
8M x 9	GS8662S09E-300I	SigmaSIO-II SRAM	165-bump BGA	300	I	PQ
8M x 9	GS8662S09E-250I	SigmaSIO-II SRAM	165-bump BGA	250	I	PQ
8M x 9	GS8662S09E-200I	SigmaSIO-II SRAM	165-bump BGA	200		PQ

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS866x36E-300T.
- 2. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$



Org	Part Number ¹	Туре	Package	Speed (MHz)	T _A ³	Status
8M x 9	GS8662S09E-167I	SigmaSIO-II SRAM	165-bump BGA	167	Ι	PQ
8M x 8	GS8662S08E-333	SigmaSIO-II SRAM	165-bump BGA	333	С	PQ
8M x 8	GS8662S08E-300	SigmaSIO-II SRAM	165-bump BGA	300	С	PQ
8M x 8	GS8662S08E-250	SigmaSIO-II SRAM	165-bump BGA	250	С	PQ
8M x 8	GS8662S08E-200	SigmaSIO-II SRAM	165-bump BGA	200	С	PQ
8M x 8	GS8662S08E-167	SigmaSIO-II SRAM	165-bump BGA	167	С	PQ
8M x 8	GS8662S08E-333I	SigmaSIO-II SRAM	165-bump BGA	333	I	PQ
8M x 8	GS8662S08E-300I	SigmaSIO-II SRAM	165-bump BGA	300	I	PQ
8M x 8	GS8662S08E-250I	SigmaSIO-II SRAM	165-bump BGA	250	I	PQ
8M x 8	GS8662S08E-200I	SigmaSIO-II SRAM	165-bump BGA	200	I	PQ
8M x 8	GS8662S08E-167I	SigmaSIO-II SRAM	165-bump BGA	167	I	PQ
2M x 36	GS8662S36GE-333	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	С	PQ
2M x 36	GS8662S36GE-300	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	С	PQ
2M x 36	GS8662S36GE-250	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	С	PQ
2M x 36	GS8662S36GE-200	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	С	PQ
2M x 36	GS8662S36GE-167	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	С	PQ
2M x 36	GS8662S36GE-333I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	ı	PQ
2M x 36	GS8662S36GE-300I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	I	PQ
2M x 36	GS8662S36GE-250I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	ı	PQ
2M x 36	GS8662S36GE-200I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	I	PQ
2M x 36	GS8662S36GE-167I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	I	PQ
4M x 18	GS8662S18GE-333	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	С	PQ

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS866x36E-300T.
 T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.



Org	Part Number ¹	Туре	Package	Speed (MHz)	T _A ³	Status
4M x 18	GS8662S18GE-300	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	С	PQ
4M x 18	GS8662S18GE-250	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	С	PQ
4M x 18	GS8662S18GE-200	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	С	PQ
4M x 18	GS8662S18GE-167	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	С	PQ
4M x 18	GS8662S18GE-333I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	I	PQ
4M x 18	GS8662S18GE-300I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	ı	PQ
4M x 18	GS8662S18GE-250I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	ı	PQ
4M x 18	GS8662S18GE-200I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	ı	PQ
4M x 18	GS8662S18GE-167I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	I	PQ
8M x 9	GS8662S09GE-333	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	С	PQ
8M x 9	GS8662S09GE-300	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	С	PQ
8M x 9	GS8662S09GE-250	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	С	PQ
8M x 9	GS8662S09GE-200	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	С	PQ
8M x 9	GS8662S09GE-167	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	С	PQ
8M x 9	GS8662S09GE-333I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	ı	PQ
8M x 9	GS8662S09GE-300I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	I	PQ
8M x 9	GS8662S09GE-250I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	I	PQ
8M x 9	GS8662S09GE-200I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	I	PQ

^{1.} Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS866x36E-300T.

^{2.} $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$



Org	Part Number ¹	Туре	Package	Speed (MHz)	T _A ³	Status
8M x 9	GS8662S09GE-167I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	I	PQ
8M x 8	GS8662S08GE-333	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	С	PQ
8M x 8	GS8662S08GE-300	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	С	PQ
8M x 8	GS8662S08GE-250	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	С	PQ
8M x 8	GS8662S08GE-200	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	С	PQ
8M x 8	GS8662S08GE-167	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	С	PQ
8M x 8	GS8662S08GE-333I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	333	I	PQ
8M x 8	GS8662S08GE-300I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	300	I	PQ
8M x 8	GS8662S08GE-250I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	250	I	PQ
8M x 8	GS8662S08GE-200I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	200	I	PQ
8M x 8	GS8662S08GE-167I	SigmaSIO-II SRAM	RoHS-compliant 165-bump BGA	167	I	PQ

^{1.} Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS866x36E-300T.

^{2.} $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$



SigmaSIO-II Revision History

File Name	Format/Content	Description of changes
8662Sxx_r1		Creation of datasheet
8662Sxx_r1; 8662Sxx_r1_01	Content	Added RoHS-compliant package information
8662Sxx_r1_01; 8662Sxx_r1_02	Content	Updated MAX tKHKH
8662Sxx_r1_02; 8662Sxx_r1_03	Content	Updated_tKHKH, tKHCH in AC Char table Added tKHKH and CQ Phase Distortion to AC Char table
8662Sxx_r1_03; 8662Sxx_r1_04	Content	Added CZ data Updated I/O supply voltage data Updated power-up sequence information (Rev1.04a: Pin P11 on x9 changed from NC to Q0 (typo))
8662Sxx_r1_03; 8662Sxx_r1_04	Content	Changed status to PQ